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The presence of ionic charges in a liquid crystal layer causes the generation of residual direct current
dc voltage Vrdc in a liquid crystal cell. Vrdc is one of the most important factors governing the
image quality of liquid crystal displays, because the existence of Vrdc causes the image sticking
phenomenon. We studied the generation mechanism of Vrdc based on a model of the adsorption and
desorption of the ionic charges at the interface between the liquid crystal and alignment layer. In this
paper, we propose three evaluation parameters, i saturated residual dc voltage, ii time to reach its
saturation state, and iii relaxation time during the open circuit state after applying the external dc
voltage, for effective evaluation of liquid crystal and alignment layer materials from the viewpoint
of the improvement of the image sticking. © 2007 American Institute of Physics.
DOI: 10.1063/1.2752147
I. INTRODUCTION
Liquid crystal displays LCDs have been used in a wide
variety of applications such as personal computers, personal
digital assistants, and television sets. However, there still re-
main insufficiently solved problems for the image quality.
One of them is the image sticking phenomenon, by which the
previous pattern is still visible when the next pattern is ad-
dressed.
One of the major causes of the image sticking is the
generation of residual direct current dc voltage Vrdc,
which is the dc offset voltage generated inside a liquid crys-
tal cell LC cell under application of the external dc offset
voltage. Vrdc depends on the structure of the LC cell such as
symmetrical structure or asymmetrical structure. The asym-
metrically structured LC cell such as hybrid alignment nem-
atic mode generates comparably large Vrdc.1 The generation
of Vrdc is related to the distribution of the ionic charges in-
cluded in a LC layer as an impurity, as illustrated in Fig. 1. It
is important to clarify the relation between behavior of the
ionic charge and Vrdc during and after applying the external
dc offset voltage.
Some studies focused on the ionic charges in the LC cell
indicate that several types of ionic charges are included even
if the concentration is quite small.2–5 Sawada et al. suc-
ceeded in detecting the existence of the ionic charges by
permittivity dispersion measurements. They reported that
five types of mobile ionic charges were included in 5CB.2–4
Murakami et al. found that the mobile ionic charges in 5CB
were positive through measurements of transient
photocurrent.5 These studies focused on the detection of the
ionic charges. Some other studies focused on the behavior of
the ionic charges while the external voltage is applied to the
LC cell. Yasuda et al. reported a method for determining
time constants of the adsorption and desorption processes of
the ionic charges at the interface between the LC layer and
the electrode or the alignment layer by measuring ac
conductivity.6 Besides this, they found that the desorption
process of the adsorbed ionic charge from the surface is gov-
erned by the surface energies of alignment layer materials.7
However, they did not focus on the generation of Vrdc. On the
other hand, Nakazono et al. reported the generation model of
Vrdc based on an equivalent circuit.8 In the research, Vrdc is
explained by two phenomena; one is the interfacial and di-
pole polarization of the LC and alignment layers, and the
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FIG. 1. Conceptual descriptions of the LC cell including positive ionic
charges before a, during b, and after c applying the external dc offset
voltage with ac voltage.
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other is the electric potential of the adsorbed ionic charges on
the surface of the alignment layer. However, their proposed
model only focused on the relaxation process of Vrdc after
removing the external dc offset voltage. They did not discuss
the generation process of Vrdc while the external dc offset
voltage is applied. Therefore, those studies are insufficient
for an accurate determination of Vrdc.
Figure 1 shows a conceptual description of the genera-
tion mechanism of Vrdc. In Fig. 1a, positive ionic charges
are distributed randomly in the LC layer when the external
dc offset voltage is not applied to the LC cell, and Vrdc is
zero. Once the external dc offset voltage is applied to the LC
cell, those ionic charges drift toward the interface between
the LC and alignment layers as shown in Fig. 1b. Finally,
the adsorbed ionic charges contribute to the generation of
Vrdc as shown in Fig. 1c.
In this paper, we will report the generation mechanism of
Vrdc based on a kinetic analysis of the ionic charges in the
symmetrically structured LC cell. Results will lead to the
accurate determination of Vrdc. Finally, we will propose the
parameters affecting the image sticking.
II. GENERATION MECHANISM OF VRDC
The ionic charges in the LC layer drift toward the inter-
face between the LC and alignment layers when the external
dc offset voltage is applied to the LC cell, and finally several
number of the ionic charges are adsorbed to the interface.
Therefore, Vrdc increases with increasing the density of the
adsorbed ionic charges. The equation for adsorbing rate of
the ionic charges is as follows:
dnat
dt
= kanf − natN − nat − kdnat , 1
where nat is the density of the adsorbed ionic charges
which contributes to the generation of Vrdc, N is the density
of the adsorbed site at the interface, nf is the density of the
free ionic charges existing in the LC layer, and ka and kd are
the adsorption and desorption rate constants, respectively.
Assuming that nat is much smaller than nf, that is, nat
nf, Eq. 1 can be modified as follows:
dnat
dt
= kanfN − nat − kdnat . 2
By solving this equation, the following equation is obtained:
nat =
kanf
kanf + kd
N1 − exp− kanf + kdt . 3
The generation process of the adsorbed ionic charges is ana-
lyzed with Eq. 3. Here, the relation between nat and
Vrdct is as follows:
Qt = qnat = CLCVrdct , 4
where Qt is the surface electric charge, q is the elementary
electric charge, and CLC is the capacitance of the LC layer.
By substituting Eq. 3 to Eq. 4, the following equation is
obtained:
Vrdct =  qCLC kanfkanf + kdN1 − exp− kanf + kdt .
5
When t is much longer, Vrdct becomes as follows:
Vrdct→  =  qCLC kanfkanf + kdN⇒ VS-rdc, 6
where VS-rdc is the voltage when Vrdc has reached the satura-
tion state saturated residual dc voltage while the external dc
voltage is applied.
On the contrary, the relaxation process of the ionic
charges within the open circuit state after applying the exter-
nal dc voltage for specific period is as follows:
nat = na0exp− t
R
 , 7
where na0 is the density of the adsorbed ionic charges just
after removing the external dc voltage and it is related to the
initial Vrdc, and R is the relaxation time constant. The relax-
ation process based on the desorption process of the ionic
charges is analyzed by applying Eq. 8.
Vrdct =  qCLCna0exp− tR . 8
By evaluating Vrdc, as a function of the elapsed time for
and after which the external dc voltage is applied, the ad-
sorption and desorption processes of the ionic charges at the
interface is analyzed. Vrdc is measured by a flicker minimi-
zation methodology described in the following section.
III. FLICKER MINIMIZATION
For determining Vrdc, an optical method, flicker minimi-
zation, is useful because the transmittance of the LC cell
placed between crossed polarizers varies with varying the
applied ac voltage.9,10 Figure 2a shows a typical voltage-
FIG. 2. a Voltage-transmittance curve V-T curve for homogeneously
aligned LC cell, and b magnification of the V-T curve at around 50%
transmittance.
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transmittance curve V-T curve as a function of the applied
rectangular ac voltage. In Fig. 2b, which is a magnification
of the V-T curve in Fig. 2a, the transmittance changes
gradually around the voltage region of 50% transmittance,
3.4 V. In case of the existence of Vrdc, the flicker is detected
as shown in Fig. 3a when the rectangular ac voltage of 50%
transmittance, 3.4 V, is applied to the LC cell. The applied
ac voltage wave form is shown in Fig. 3b. The reason of
the flicker appearance is that the voltage applied to the LC
layer, not to the LC cell, changes periodically because of the
generation of Vrdc. Then, by adjusting the applied dc offset
voltage suitably, the flicker is minimized as shown in Fig.
4a. The adjusting dc offset voltage, which is shown in Fig.
4b, determined the value of Vrdc. In the following sections,
the values of Vrdc are determined by this method.
IV. COMPARISON OF VRDC WITH ELECTRIC CURRENT
The electric current is generated when the external dc
voltage is applied to the LC cell, because the ionic charges
begin to move toward the interface. It is important to com-
pare Vrdc and the electric current. Prior to those measure-
ments, we arranged the cell incorporating homogeneously
aligned LC cells having 4.9 m gap, the liquid crystal ma-
terial of ZLI-1132 Merck Corp. and the alignment layer
material of AL-1051 JSR Corp.. Vrdc were evaluated every
20 min for 2 h. The electric current was monitored with a
current amplifier for 1 h. The measurements were performed
at 25 °C. The results are shown in Fig. 5a just after apply-
ing the dc voltage of 5 V. The time profile of the external dc
voltage is shown in Fig. 5b. According to Fig. 5a, the
time dependency of Vrdc is considerably different from that
of the electric current. In case of Vrdc, it takes almost 4000 s
approximately 67 min to reach the saturation. On the con-
trary, it takes only 100 s for the saturation of the electric
current, though the steady-state current of 0.3 nA 0.3
10−9 A exists even after the saturation.
As illustrated in Fig. 6, Vrdc is generated depending on
the adsorption and desorption of the ionic charges in the LC
layer to and from the alignment layer. Therefore, even the
FIG. 3. a Flicker generated by applying dc offset voltage 2 V for
20 min, and b wave form of the applied voltage before minimizing the
flicker.
FIG. 4. a Transmittance characteristic after minimizing the flicker detected
in Fig. 3a, and b wave form of the applied voltage after minimizing the
flicker, including 0.44 V dc offset voltage.
FIG. 5. a Residual dc voltage Vrdc and electric current as functions of the
elapsed time of applying external dc voltage 5 V at 25 °C, and b time
profile of external dc voltage.
FIG. 6. Conceptual description of the adsorption and desorption of the ionic
charges at the interface between the LC and alignment layers in the LC cell.
014904-3 Mizusaki et al. J. Appl. Phys. 102, 014904 2007
Downloaded 16 Jul 2008 to 130.34.135.158. Redistribution subject to AIP license or copyright; see http://jap.aip.org/jap/copyright.jsp
moving distance of the ionic charges near the interface is
small, the number of the adsorbed ionic charge varies, and
Vrdc changes. On the other hand, the generation of the elec-
tric current originating from the ionic charges depends on
both the moving distance and the concentration in the LC
layer, but not on the adsorption and desorption processes, as
described in Fig. 7. Therefore, the decay of the electric cur-
rent shown in Fig. 5a depends on both the mobility of the
ionic charge and the thickness of the LC layer. The decay
process as a function of time is obtained as follows:11,12
i1t = qnf
Vappldc
dLC
exp	− VappldcdLC2 t
 , 9
where i1t is the electric current of the decay process,  is
the mobility of the ionic charge, Vappldc is the dc voltage
applied to the LC cell, and dLC is the thickness of the LC
layer. Besides this process, in the constant electric current
region, the steady-state current is seen in Fig. 5a and ex-
pressed as follows:
i2 = Vappldc − Vrdc −  , 10
where i2 is the steady-state current  is the constant value
related to the conductivity of the LC layer, and  is the
threshold voltage where carriers start to flow. The electric
current obtained by applying the dc voltage is as follows:
It = i1t + i2. 11
As Vrdc is determined by the optical method, the flicker mini-
mization, it directly relates to the image quality of LCD.
Consequently, we propose to evaluate Vrdc instead of the
electric current for the development of the LC and alignment
layer materials.
V. COMPARISON OF VRDC WITH AND WITHOUT THE
AC VOLTAGE
In the previous section, the dc voltage having no ac com-
ponent was applied to the LC cell as the external dc voltage.
However, in an actual LCD, Vrdc is generated during appli-
cation of the rectangular ac voltage including the dc offset
voltage. Therefore, it is important to compare Vrdc during
application of the external dc voltage with and without the ac
voltage. The results are shown in Fig. 8a. The time profile
of the externally applied voltage with the ac component is
shown in Fig. 8b. The ac voltage was kept at 30 Hz and
3.4 V, and the dc offset voltage was 5 V. The time profile of
the externally applied voltage to the LC cell without the ac
component is the same profile that is shown in Fig. 5b.
According to Fig. 8a, the time dependency of the values of
Vrdc with and without the ac voltage is almost at the same
level with each other. This result indicates that Vrdc closely
depends on the value of the applied dc voltage, but not on the
ac voltage. Therefore, in the following section, the external
voltages applied to the LC cell were set to the fixed value of
3.4 V, 30 Hz for the ac voltage, and variable for dc offset
voltage.
VI. VRDC FROM DIFFERENT EXTERNAL DC
VOLTAGES WITH CONSTANT AC VOLTAGE
We evaluated Vrdc as a function of the elapsed time of
applying various external dc offset voltages at 25 °C. The
external dc offset voltages were set at the range from
1 to 5 V with the ac voltage of 3.4 V at 30 Hz. Experimental
results are shown in Fig. 9. The fitting results based on Eq.
5 are also shown. According to Fig. 9, the fitting curves fit
FIG. 7. Conceptual description of the generation of electric current; the
ionic charges drift toward the interface by applying external dc voltage.
FIG. 8. Vrdc as a function of elapsed time of applying dc offset voltage 5 V
with and without ac voltage 30 Hz,3.4 V at 25 °C, and b time profile of
the external voltage with rectangular ac and dc offset voltages.
FIG. 9. Vrdc as a function of elapsed time of applying dc offset voltage with
rectangular ac voltage at 25 °C: dc offset voltage: 1–5 V, ac voltage: 30 Hz
and 3.4 V.
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well with the experimental results in this range of external dc
offset voltages. The fact indicates that our proposed model
expressed in Eq. 5 is reasonable.
The saturated residual dc voltage VS-rdc and the adsorp-
tion and desorption rate constants kanf and kd, which are
determined from the fittings, are shown as functions of the
external dc offset voltage in Figs. 10 and 11, respectively.
according to Fig. 10, VS-rdc increases linearly with increasing
the external dc offset voltage from 1 to 5 V. On the contrary,
according to Fig. 11, both kanf and kd slightly decrease in
this range of the external dc offset voltage, respectively. In
the actual LCD, the evaluations of VS-rdc and kanf +kd, the
time to reach its saturation level, are important, because
VS-rDC directly relates to the final level of the image sticking,
and kanf +kd indicates the time to reach the worst image
sticking level. These two parameters are crucially effective
as the design parameters of the LC and alignment layer ma-
terials for LCD fabrications. In particular, to improve the
image sticking of LCD, we have to decrease VS-rdc. There-
fore, it is crucially important to evaluate the slope obtained
by the relation between VS-rdc and the external dc offset volt-
age shown in Fig. 10.
It is considered that the molecular structure, alignment,
or polarizability of the LC and alignment layer materials
affect ka and kd.
VII. RELAXATION PROCESS OF VRDC AFTER
APPLICATION OF THE EXTERNAL DC VOLTAGE
The relaxation process of Vrdc was measured after apply-
ing the external dc offset of 5 V with the ac voltage of 3.4 V
at 30 Hz for 90 min. at 25 °C. It was carried out in the open
circuit state, after applying the external dc offset voltage for
2 h. The values of Vrdc are shown as a function of time for
the open circuit in Fig. 12. We compare the experimental
result with the theoretical result derived from Eq. 8. The
theoretical result is not fitted well with the experimental re-
sult, as shown in Fig. 12. Therefore, we extend Eq. 8 to Eq.
12 by assuming that two decay components exist.
Vrdct =  qCLCna0	A exp− tR1
+ 1 − Aexp− t
R2

 , 12
where A is the fraction of the component of R1, R1 is the
relaxation time constant of the fast relaxation component,
and R2 is the relaxation time constant of the slow relaxation
component. The theoretical result derived from Eq. 12 is
well fitted with the experimental result. This indicates that
two relaxation processes of the adsorbed ionic charges exist.
We predict that there are two possibilities for this reason.
One possibility is that two different types of ionic charges
are included in the LC layer, and this postulation is described
by Seiberle and Schadt from their evaluation of voltage hold-
ing ratio.13 The other possibility is that two adsorption sites
exist at the interface between the LC and alignment layer.
The relaxation time during the open circuit state after apply-
ing the external dc voltage is also the effective parameter for
the development of the LC and alignment layer materials.
VIII. CONCLUSION
The relation between the generation of the residual dc
voltage Vrdc and the behavior of the ionic charges in the LC
layer was clarified based on the kinetic analysis. The genera-
tion of Vrdc depends on the adsorption and desorption of the
ionic charges at the interface between the LC and alignment
layers. On the other hand, the electric current depends on the
movement of the ionic charges in the LC layer. To develop
LCD, the evaluation of Vrdc, obtained by the flicker minimi-
zation, is crucially important because Vrdc affects the optical
performance of LCD such as the image sticking.
Two parameters, the saturated residual dc voltage
VS-rdc and the time to reach the saturation state, are pro-
posed as the effective evaluation parameters to develop LC
and alignment layer materials of LCD. Besides these two
parameters, the relaxation time during the open circuit state
after applying the external dc voltage is also the effective
FIG. 10. Saturated residual dc voltage VS-rdc as a function of external dc
offset voltage.
FIG. 11. kanf and kd as functions of external dc offset voltage.
FIG. 12. Vrdc of relaxation process as a function of time for open circuit
state after applying 5 V external dc offset voltage.
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parameter. Those three parameters are obtained by the theo-
retical calculations of the Vrdc measurements.
VS-rdc is closely related to the image sticking phenom-
enon. Therefore, the determination of VS-rdc is the most im-
portant and quite effective way for the design of both the LC
and alignment layer materials to improve the image quality
of LCD.
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